Bibliography

  1. K.L. McMillan. Symbolic Model Checking. Kluwer Academic Publ., 1993.
  2. J.R. Burch, E.M. Clarke, D.E. Long, K.L. McMillan, and D.L. Dill. Symbolic Model Checking for Sequential Circuit Verification. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 13(4):401-424, April 1994.
  3. R. K. Ranjan, A. Aziz, B. Plessier, C. Pixley, and R. K. Brayton. Efficient BDD algorithms for FSM synthesis and verification. In IEEE/ACM Proceedings International Workshop on Logic Synthesis, Lake Tahoe (NV), May 1995.
  4. E. Clarke, O. Grumberg and K. Hamaguchi. Another Look at LTL Model Checking. Formal Methods in System Design, 10(1):57-71, February 1997.
  5. E. M. Clarke, E. A. Emerson, and A. P. Sistla. Automatic verification of finite-state concurrent systems using temporal logic specifications. ACM Trans. Program. Lang. Syst. 8, 2 (April 1986), 244–263. https://doi.org/10.1145/5397.5399
  6. Accellera Property Specification Language - Reference Manual - Version 1.01, April 2003 http://www.eda.org/vfv/docs/psl_lrm-1.01.pdf